The normalized sum of all cycles on all cores when the all the slots in the L3 cache Super Queue were waiting for a response.